

01/28/99  
Jc526 U.S. PTO  
09/239487

Express Mail Label No.: EL188346231US

**PATENT**

Case Docket No.: 99 P 7445 US

Date: January 28, 1999

Jc526 U.S. PTO  
09/239487  
01/28/99

ASSISTANT COMMISSIONER FOR PATENTS  
Washington, D.C. 20231  
Box PATENT APPLICATION

Sir:  
Transmitted herewith for filing is the patent  
application of:

Inventor: CHU et al.

For: DELAY-LOCKED-LOOP (DLL) HAVING SYMMETRICAL  
RISING AND FALLING CLOCK EDGE TYPE DELAYS

This application includes:

15 pages: specification and claims  
3 sheets of drawings,    formal/ X informal  
   photographs

Also enclosed is:

X Declaration and Power of Attorney  
   Information Disclosure Statement pursuant to 37 CFR 1.56.

The filing fee has been calculated as shown below:

FOR:	(Col. 1) NO. FILED	(Col. 2) NO. EXTRA RATE	OTHER THAN A SMALL ENTITY FEE
BASIC FEE	XXXXXXXX	XXXXXXXXXX	XXXXX \$760.
TOTAL CLAIMS	14 - 20 =	0	x 18.= \$ 0.
INDEP CLAIMS	4 - 3 =	1	x 78.= \$ 78.
* MULTIPLE DEPENDENT CLAIM PRESENTED			+260.= \$ 0.
			TOTAL \$838.

X Please charge my Deposit Account No. 19-2179 in the amount of \$ 838.00. A duplicate copy of this sheet is enclosed.

X The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 19-2179. A duplicate copy of this sheet is enclosed.


X Any additional filing fees required under 37 CFR 1.16.

X Any patent application processing fees under 37 CFR 1.17.

X The Commissioner is hereby authorized to charge payment of the following fees during the pendency of this application or credit any overpayment to Deposit Account No. 19-2179. A duplicate copy of this sheet is enclosed.

X Any patent application processing fees under 37 CFR 1.17.

X Any filing fees under 37 CFR 1.16 for presentation of extra claims.

  
Stanton C. Braden  
Registration No. 32,556

Siemens Corporation  
Intellectual Property Department  
186 Wood Avenue South  
Iselin, NJ 08830

09239487 012899

"Express Mail" mailing label number EL188346231US

APPLICATION FOR LETTERS PATENT  
OF THE UNITED STATES

NAME OF INVENTORS: **Albert M. Chu**  
6 Blumstem Road  
Essex, VT 05452

**John A. Fifield**  
19 Poker Hill Road  
Underhill, VT 05489

**Jason E. Rotella**  
P.O. Box 192  
Witherbee, NY 12998

**Jean-Marc Dortu**  
Munich, Germany

TITLE OF INVENTION: DELAY-LOCKED-LOOP (DLL) HAVING  
SYMMETRICAL RISING AND FALLING  
CLOCK EDGE TYPE DELAYS

TO WHOM IT MAY CONCERN, THE FOLLOWING IS  
A SPECIFICATION OF THE AFORESAID INVENTION

66340-2866,260

## DELAY-LOCKED-LOOP (DLL) HAVING SYMMETRICAL RISING AND FALLING CLOCK EDGE TYPE DELAYS

### Background of the Invention

This invention relates generally to delay-locked-loops.

5 As is known in the art, delay-locked-loops are used in a wide variety of applications in order to produce an output signal in-phase with a received signal, such as a train of input pulses. One such application is shown in FIG. 1 where an input train of pulses, such as system clock pulses, SYS\_CLK, are received by a receiver 12 (i.e., buffer) of an integrated circuit chip. The receiver 12 imparts a

10 finite time delay,  $\Delta$ , to the received pulses. In order to produce an output train of pulses in phase alignment with the input clock pulses (i.e., in order to maintain a predetermined phase relationship between the output train of pulses and the input clock pulses), a delay-locked-loop (DLL) 14 is sometimes provided. The delay-locked-loop 14 includes a phase comparator 16, a variable, typically

15 digitally controlled, delay line 18, and a fixed delay 20. The fixed delay 20 has the same delay,  $\Delta$ , as the receiver 12. The output of the receiver 12 (i.e., input to the DLL 14) is fed to one input 22 of the phase comparator 16 and the output of the DLL 14 is fed to another input 24 of the phase comparator 16. In the

20 steady-state, the output of the phase comparator 16 will force the time delay of the digitally controlled delay line 18 to a time delay  $nT-\Delta$ , where T is the period of the clock pulses fed to the receiver 12 and n is an integer. That is, the output of the variable delay line 18 is feedback to input 24 of the phase comparator 16. The output of the phase comparator is a phase error signal. The phase error signal drives the delay of the delay line 18 such that the error is driven to zero.

25 Thus, in the steady-state, (i.e, when the phase error is driven to zero) the total time delay through the receiver 12 and the delay line 18 is  $\Delta+(nT-\Delta)=nT$ . That is, the train of pulses produced at the output of the digitally controlled delay line 18 (i.e., the output of the DLL) will, in the steady-state, be in-phase, or time-aligned (i.e., timed coincident) with the train of SYS\_CLK clock pulses received

30 by the receiver 12. As is known each pulse has a leading edge followed by a

trailing edge. These edges are of different edge types, i.e., the leading edge may be a rising edge type in which case the trailing edge will be a falling edge type; or, on the other hand, the leading edge may be a falling edge type in which case the trailing edge will be a rising edge type.

5 As is also known in the art, some digital devices operate in response to both leading and trailing edges of the clock pulses. For example, Double-Data-Rate Synchronous Dynamic Random Access Memories (DDR-SDRAMs), require timing specifications to both the leading and trailing edges of clock pulses fed to such DDR-SDRAMs. More particularly, when system clock pulses  
10 are fed to the DDR-SDRAM chip, the pulses are received by a receiver on the chip. The receiver provides a time delay to the clock pulses. To compensate for this time delay, a DLL is sometimes used. As noted above, the DLL may include a digitally controlled delay line. One such delay line includes both n-channel field effect transistors (NFETs) and p-channel field effect transistors (PFETs).  
15 Due to processing variations, the amount of current the PFET can source relative to the NFET varies thereby causing skew between propagation of rising and falling edge types in a PFET/NFET delay line (i.e., the rise delay of a clock pulse is different from the fall delay of the clock pulse). This introduces "jitter" in a DLL system and detracts from maximum operating objective data rate, for  
20 example, a data rate of 200 MHz. For a typical delay line length of 5 nanoseconds (ns) for a 100 MHz clock, such processing variation effects can modulate rising and falling delays by approximately 0.5 ns.

#### Summary of the Invention

In accordance with the present invention, a circuit is provided having:  
25 a receiver for receiving an input train of pulses and a delay-locked-loop coupled to an output of the receiver. The delay-locked-loop includes a pulse generator responsive to received input train of pulses produced at the output of the receiver for producing first pulses in response to the leading edges of the received input train of pulses and second pulses in response to the trailing  
30 edges of received input train of pulses. The leading edge of the first pulse has

the same edge type as the leading edge of the second pulse (i.e., the leading edge of the first pulse and the leading edge of the second pulse are either both rising edge types or both falling edges types). The first pulses and the second pulses are combined into a composite input signal comprising the first and second pulses with the leading edge of the first pulse maintaining the same edge type. The delay-locked-loop also includes a variable delay line fed by the composite input signal for producing a composite output train of pulses comprising both the first train of pulses and the second train of pulses after a selected time delay provided by the delay line. The delay-locked-loop is responsive to one of the first train of pulses and the second train of pulses in the composite output train of pulses for selecting the time delay of the variable delay line so as to produce the composite output train of pulses with a predetermined phase relationship to the input train of pulses.

With such an arrangement, both the leading edge and trailing edge of each of the received input pulses is represented by a pulse having the same leading edge type (i.e., the leading edge of the first pulse and the leading edge of the second pulse are both the same edge type; i.e., either both rising edge types or both falling edge types). Therefore, using the delay-locked-loop to operate in response to one of the first output pulses (i.e., pulses associated with the leading edge of the input train of pulses) or second output pulses (i.e., pulses associated with the trailing edge of the input train of pulses) assures proper phase alignment of both the leading and trailing edges of the input train of pulses. To put it another way, the delay-locked-loop operates with the same edge type since such edge type is produced in response to both the leading and trailing edges of the received train of pulses. Thus, because the delay characteristics of the delay line is the same for both leading and trailing edges of the input train of pulses, the output train of pulses is in proper time alignment with the input train of pulses.

In accordance with another embodiment of the invention, the delay-locked-loop includes a phase comparator for producing a control signal for the

In accordance with another embodiment of the invention, the delay-locked-loop includes a logic network for enabling only one of the first and second pulses to pass from the receiver to the delay line until the phase comparator provides an indication that the output train of pulses have rising edge types timed coincident with both the rising and falling edge types of the input train of pulses.

In accordance with another embodiment of the invention, the phase comparator includes a first input fed by pulses in the output train of pulses and a second input fed by pulses in the received train of input pulses. The delay-locked-loop includes: a gate fed by the output train of pulses and a gating signal; and a gate pulse generator responsive to one of the first and second pulses for producing the gating signal during the first pulse to enable the output train of pulses to pass through such gate to the phase comparator and to inhibit the output train of pulses from passing through the gate to the phase comparator during the second pulse.

In accordance with another embodiment of the invention, a method is provided for generating a train of output pulses time having a predetermined time relationship with a train of input pulses. The method includes passing the input train of pulses through a receiver and producing a corresponding output train of pulses having leading and trailing edges timed coincident with both the leading and trailing edges of the input train of pulses.

In accordance with one embodiment, the producing step comprises: producing a first pulse in response to the leading edge of each one of the received input train of pulses and a second pulse in response to the trailing edge of each one of the received input train of clock pulses; and, feeding the first and second pulses through a delay line of a delay-locked-loop to produce at an output of the delay line the output train of pulses.

In accordance with another embodiment, the producing step includes producing a control signal for the variable delay line in response to a time difference between pulses in the output train of pulses and pulses in the received train of input pulses.

In accordance with another embodiment, the producing step comprises enabling only one of the first and second pulses to pass from the receiver to the delay line until an indication is provided that the output train of pulses have leading and trailing edges timed coincident with both the leading and trailing edges of the input train of pulses.

#### Brief Description of the Drawing

Other features of the invention, as well as the invention itself, will become more readily apparent from following detailed description when taken together with the accompanying drawings, in which:

FIG. 1 is a block diagram of a circuit having a delay-locked-loop according to the PRIOR ART;

FIG. 2 is a block diagram of a circuit having a delay-locked-loop according to the invention;

FIGS. 3A-3I are timing diagrams of signals produced in the circuit of FIG. 2.

#### Detailed Description

Referring now to FIG. 2, a circuit 30 is shown for receiving an input train of pulses, here system clock pulses, SYS\_CLK (FIG. 3A). Each one of the pulses has a leading edge 31, here a rising edge type and a trailing edge 33, here a falling edge type, as shown in FIG. 3A. The circuit includes a delay-locked-loop (DLL) 32. The DLL 32 is responsive to both leading and trailing edges of the received input train of pulses and produces a corresponding output train of pulses DLL\_OUT (FIG. 3F) having both leading and trailing edges with a predetermined phase alignment, here timed coincident, with both the leading and trailing edges of the input train of pulses SYS\_CLK.

More particularly, the circuit 30 includes a receiver 33, typically a buffer amplifier, for receiving the input train of pulses SYS\_CLK. The input train of pulses SYS\_CLK has a period,  $T$ , as indicated in FIG. 3A. The receiver 33 provides a first time delay,  $\Delta_1$  to the pulses in the input train of pulses SYS\_CLK, as indicated in FIG. 3B.

The DLL 32 includes a pulse generating circuit 36, here a pair of one-shot multivibrators, for example, coupled to an output of the receiver 32. The one-shot multivibrators 36 produce a first pulse on line C0 (FIG. 3C), having a time duration less than  $T/2$ , in response to the leading edge of each one of the pulses in the input train of pulses and a second pulse on line C1 (FIG. 3D) in response to the trailing edge of each one of the pulses in the input train of pulses. Each one of the first pulses and each one of the second pulses have the same leading edge type; here, in this example, each one of the first pulses and each one of the second pulses have a rising edge type. The first and second pulses on lines C0 and C1 are shown in FIGS. 3C and 3D, respectively. The pulse generating circuit 36 produces the first pulses with a second time delay  $\Delta_2$  after the leading edge of the pulses produced at the output of receiver 33 and the second pulses with the second time delay  $\Delta_2$  after the leading edge of the pulses produced at the output of receiver 33.

Also provided in the DLL 32 is a logic network 50 fed by the pulses produced at the output of one shot pulse generator 36 and a variable, here digitally controlled, delay line 34, fed by the signal DLL\_IN produced at the output of logic network 50. The logic network 50 includes a pair of AND gates 51, 53 fed by the pulses on lines C0 and C1, respectively, as shown. AND gate 51 is fed with a logic 1 signal. AND gate 53 is fed with a LOCK signal (FIG. 3H). The outputs of the AND gates 51, 53 are fed to inputs of an OR gate 55, as indicated. The logic network 50 enables only one of the first and second pulses, here only the first pulses on line C0, to pass from the pulse generator 36 to the delay line 34 during a start-up mode (i.e., until the phase comparator 42 provides an indication on line LOCK that the output train of pulses DLL\_OUT



have leading and trailing edges timed coincident with both the leading and trailing edges of the input train of pulses SYS\_CLK fed to the receiver 33.

During the normal operating mode, after the star-up mode when a LOCK signal is produced, the logic network 50 produces a composite output signal comprising

5 the first pulses on line C0 and the second pulses on line C1, i.e., the signal DLL\_IN as shown in FIG. 3E. It is noted that the logic network 50 provides a delay  $\Delta_3$  to the first and second pulses fed thereto on lines C0 and C1, respectively. To put it another way, in order to safe guard the circuit from mis-

locking onto the pulses on line C1 instead of the pulses on line C0, the gate 48

10 is used to gate "off" (i.e., inhibit) the pulses on line C1 until the DLL 32 is locked; i.e., when the "LOCK" signal goes to logic 1 as shown in FIG. 3H.

As indicated above, the DLL 32 includes the variable, here digitally controlled, delay line 34. The variable delay line 34 is responsive to the first and second pulses and produces corresponding first and second output pulses on

15 output 36. Each one of such first output pulse on line 36, which is a pulse having a rising leading edge produced in response to the rising edge of each pulse produced at the output of receiver 33, is produced in response to the corresponding one of the first pulses after a time delay  $\Delta_L$  selected in accordance with a control signal fed to the variable delay line 36 on line 38, in a

20 manner to be described. The signal on line 38 is a phase error. In like manner, each one of such second output pulse on line 36, which is a pulse having a rising leading edge produced in response to the trailing edge of each pulse produced at the output of receiver 33, is produced in response to the corresponding one of the second pulses after the same time delay  $\Delta_L$  selected in

25 accordance with a control signal fed to the variable delay line 36 on line 38, in a manner to be described. That is, because the leading edges of both the first pulse on line C0 and second pulse on line C1 have the same edge types, here rising edge type, the delay line will produce the same delay  $\Delta_L$  to both the first pulse and the second pulse. The output of the variable delay line 34 produces

30 the train of output pulses DLL\_OUT on line 36, as indicated.

The DLL 34 includes a delay network 40 fed by the output train of pulses DLL\_OUT on line 36. The delay network 40 provides a time delay  $\Delta_4$  here equal to  $\Delta_1 + \Delta_2$  (FIG. 3G). Also provided in the DLL 32 is a phase comparator 42 having a first input 44 fed by one of the first and second pulses, here the first pulses on line C0 and a second input 46 coupled to an output of the delay network 46 through an AND gate 48, for producing the control signal on line 38. In the steady-state phase of the start-up mode, i.e., when the error signal on line 38 is driven to zero, the control signal on line 38 selects the time delay  $\Delta_3$  equal to  $nT$ , where  $n$  is an integer, for the variable delay line 34 to produce the output pulses DLL\_OUT on line 36 having leading edges and trailing edges timed coincident with the leading edges and trailing edges, respectively, of the pulses in the input train of pulses SYS\_CLK fed to the receiver 33. At this time, the LOCK signal is produced and the DLL 32 maintains this time coincident relationship.

As noted above, the logic network 50 enables only one of the first and second pulses, here only the first pulses on line C0, to pass from the receiver 33 to the delay line 34 until the phase comparator 42 provides an indication on line LOCK that the output train of pulses DLL\_OUT delayed  $\Delta_1 + \Delta_2$  fed thereto have leading and trailing edges timed coincident with the leading and trailing edges of the input train of pulses SYS\_CLK fed to the receiver 33. The DLL gate 48 is fed by a time delayed version of the output train of pulses on line 36 and a time delayed gating signal produced by a gate pulse generator 52. Here, the gate pulse generator 52 is a latch having an inverted set S input coupled to line C1 and an inverted reset input R coupled to line C0. The output of the gate pulse generator 52, Q, is fed through a fixed delay line 57 (here providing a delay  $\Delta_4$  to Q to provide a delayed pulse  $Q_D$ ) to an input of AND gate 48. The gate generator 52 is responsive to one of the first and second pulses and produces the gating signal on line Q. The signal on line Q is delayed by delay 57 to produce a delayed gating signal  $Q_D$ , shown in FIG. 3I, which is used during the first pulse to enable the output train of pulses to pass through such AND gate 48

to the phase comparator 42 and to inhibit the output train of pulses from passing through the AND gate 48 to the phase comparator 42 during the second pulse.

That is, to ensure that only the pulse on line C0 is phase compared with the SYS\_CLK, a SET-RESET latch (i.e., gate generator 52) is used to gate the

5 feedback from the delay line 34. The gate generator 52 is RESET with the falling edge of the pulses on line C0 and SET with the falling edge of the pulses on line C1.

Other embodiments are within the spirit and scope of the appended claims. For example, while the one shot pulse generator 36 produces pulses

10 having rising leading edges, such generator 36 may produce pulses having falling leading edges. Further, while a leading edge time coincidence criteria has been used a trailing edge time coincidence may be used and is an equivalent so long as both the first pulses and the second pulses have the same type edges (i.e., either a rising edge or a falling edge). That is, a first pulse

15 produced in response to the trailing edge of the receiver output with the second pulse produced in response to the leading edge of the receiver output is equivalent to the circuit in FIG. 2 as long as both the first pulse and the second pulse have the same edge type (i.e., both rising or both falling). Still further, while time coincidence has been used (i.e., a zero phase difference being the

20 leading edges of the SYS\_CLK and the leading edges of the output pulses DLL\_OUT), a fixed, non-zero phase difference may be used.

What is claimed is:

1. A circuit, comprising:

a receiver for receiving an input train of pulses; and  
a delay-locked-loop coupled to an output of the receiver, the

5 delay-locked-loop comprising:

a pulse generator responsive to received input train of  
pulses produced at the output of the receiver for producing first pulses in  
response to the leading edges of the received input train of pulses and second  
pulses in response to the trailing edges of received input train of pulses, the  
10 leading edge of the first pulse having the same edge type as the leading edge of  
the second pulse;

a logic network for combining the first pulses and the  
second pulses into a composite input signal comprising the first and second  
pulses with the leading edge of the first pulse maintaining the same edge type;

15 a variable delay line fed by the composite input signal  
for producing a composite output train of pulses comprising both the first train of  
pulses and the second train of pulses after a selected time delay provided by the  
delay line; and

20 wherein the delay-locked-loop is responsive to one of the first  
train of pulses and the second train of pulses in the composite output train of  
pulses for selecting the time delay of the variable delay line to produce such  
composite output train of pulses with a predetermined phase relationship with  
the input train of pulses.

25 2. The circuit recited in claim 1 wherein the delay-locked-loop  
includes a phase comparator for producing a control signal for the variable delay  
line in response to a time difference between pulses in the output train of pulses  
and pulses in the received train of input pulses.

3. The circuit recited in claim 2 wherein the delay-locked-loop includes a logic network for enabling only one of the first and second pulses to pass from the receiver to the delay line until the phase comparator provides an indication that the output train of pulses have rising edge types timed coincident  
5 with both the rising and falling edge types of the input train of pulses.

4. The circuit recited in claim 3 wherein the phase comparator includes a first input fed by pulses in the output train of pulses and a second input fed by pulses in the received train of input pulses and  
10 wherein the delay-locked-loop includes:  
a gate fed by the output train of pulses and a gating signal; and  
a gate pulse generator responsive to one of the first and second pulses for producing the gating signal during the first pulse to enable the output train of pulses to pass through such gate to the phase comparator and to  
15 inhibit the output train of pulses from passing through the gate to the phase comparator during the second pulse.

5. The circuit recited in claim 2 wherein the phase comparator includes a first input fed by pulses in the output train of pulses and a second  
20 input fed by pulses in the received train of input pulses and  
wherein the delay-locked-loop includes:  
a gate fed by the output train of pulses and a gating signal; and  
a gate pulse generator responsive to one of the first and second pulses for producing the gating signal during the first pulse to enable the  
25 output train of pulses to pass through such gate to the phase comparator and to inhibit the output train of pulses from passing through the gate to the phase comparator during the second pulse.

6. A circuit, comprising:  
30 a receiver for receiving an input train of pulses;

a pulse generating circuit coupled to an output of the receiver for producing a first pulse in response to a leading edge of each one of the pulses in the input train of pulses and a second pulse in response to the trailing edge of each one of the pulses in the input train of pulses, the leading  
5 edges of the first and second pulses having the same edge type;

a variable delay line responsive to the first and second pulses for producing corresponding first and second output pulses, each one of such first and second output pulses being produced in response to the corresponding one of the first and second pulses after a time delay selected in  
10 accordance with a control signal fed to the variable delay line;

a phase comparator having a first input fed by one of the first and second pulses and a second input fed by the corresponding one of the first and second output pulses, for producing the control signal, such control signal selecting the time delay for the variable delay line to produce the output  
15 pulses with leading edges timed coincident with leading edges of the pulses in the input train of pulses.

7. The circuit recited in claim 6 including:

a logic network for enabling only one of the first and second  
20 pulses to pass from the receiver to the delay line until the phase comparator provides an indication that the output train of pulses have leading edges timed coincident with leading edges of the input train of pulses.

8. The circuit recited in claim 7 wherein the phase comparator  
25 includes a first input fed by pulses in the output train of pulses and a second input fed by pulses in the received train of input pulses and including:

a gate fed by the output train of pulses and a gating signal; and

a gate pulse generator responsive to one of the first and second  
30 pulses for producing the gating signal during the first pulse to enable the output train of pulses to pass through such gate to the phase comparator and to inhibit

the output train of pulses from passing through the gate to the phase comparator during the second pulse.

9. The circuit recited in claim 6 wherein the phase comparator  
 5 includes a first input fed by pulses in the output train of pulses and a second input fed by pulses in the received train of input pulses and including:  
     a gate fed by the output train of pulses and a gating signal; and  
     a gate pulse generator responsive to one of the first and second pulses for producing the gating signal during the first pulse to enable the output  
 10 train of pulses to pass through such gate to the phase comparator and to inhibit the output train of pulses from passing through the gate to the phase comparator during the second pulse.

10. A circuit, comprising:  
 15           a receiver for receiving an input train of pulses such train of pulses having a period,  $T$ , such receiver providing a first time delay,  $\Delta_1$  to the pulses in the input train of pulses;  
             a pulse generating circuit coupled to an output of the receiver for producing a first pulse in response to a leading edge of each one of  
 20 the pulses in the input train of pulses and a second pulse in response to a trailing edge of each one of the pulses in the input train of pulses, the leading edges of the first and second pulses having the same edge type, such pulse generating circuit producing the first pulses and the second pulses with a second time delay  $\Delta_2$  after the leading edge of pulses in the input train of pulses;  
 25           a logic network for combining the first pulses and the second pulses into a composite input signal comprising the first and second pulses with the leading edge of the first pulse maintaining the same edge type, such logic network providing a third time delay  $\Delta_3$  to the first and second pulses;  
             a variable delay line responsive to the first and second  
 30 pulses for producing corresponding first and second output pulses, each one of

such first and second output pulses being produced in response to the corresponding one of the first and second pulses after a time delay  $\Delta_L$  selected in accordance with a control signal fed to the variable delay line;

5 a delay network fed by the output train of pulses such delay network providing a fourth time delay  $\Delta_4$  related to  $\Delta_1 + \Delta_2$ ;

10 a phase comparator having a first input fed by one of the first and second pulses and a second input coupled to an output of the delay network, for producing the control signal, such control signal selecting the time delay  $\Delta_L$  equal to  $nT - (\Delta_1 + \Delta_2 + \Delta_3)$ , where  $n$  is an integer to produce the output pulses having leading edges timed coincident with leading edges of the pulses in the input train of pulses.

11. The circuit recited in claim 10 wherein the phase comparator includes a first input fed by pulses in the output train of pulses and a second input fed by pulses in the received train of input pulses and including:

15 a gate fed by the output train of pulses and a gating signal; and a gate pulse generator responsive to one of the first and second pulses for producing the gating signal during the first pulse to enable the output train of pulses to pass through such gate to the phase comparator and to inhibit 20 the output train of pulses from passing through the gate to the phase comparator during the second pulse.

12. A method for generating a train of output pulses having a predetermined phase relationship with a train of input pulses, comprising:

25 passing the input train of pulses through a receiver; producing a first pulse in response to the leading edge of each the received input train of pulses and a second pulse in response to the trailing edge of each one of the received input train of pulses, each one of the first and second pulses having leading edges with the same edge type;



feeding the first and second pulses through a delay line to produce the output train of pulses.

13. The method recited in claim 12 wherein the producing step  
5 includes producing a control signal for the variable delay line in response to a time difference between pulses in the output train of pulses and pulses in the received train of input pulses.

14. The method recited in claim 13 wherein the producing step  
10 comprises enabling only one of the first and second pulses to pass from the receiver to the delay line until an indication is provided that the output train of pulses have leading edges timed coincident with the leading edges of the input train of pulses.

DELAY-LOCKED-LOOP (DLL) HAVING SYMMETRICAL RISING AND  
FALLING CLOCK EDGE TYPE DELAYS

Abstract of the Disclosure

5           A circuit and method are provided wherein a receiver receives an input train of pulses. The circuit includes a delay-locked-loop coupled to an output of the receiver. The delay-locked-loop includes a pulse generator responsive to received input train of pulses produced at the output of the receiver for producing first pulses in response to the leading edges of the received input

10 train of pulses and second pulses in response to the trailing edges of received input train of pulses. The leading edge of the first pulse has the same edge type as the leading edge of the second pulse (i.e., the leading edge of the first pulse and the leading edge of the second pulse are either both rising edge types or both falling edges types). The first pulses and the second pulses are combined

15 into a composite input signal comprising the first and second pulses with the leading edge of the first pulse maintaining the same edge type. The delay-locked-loop also includes a variable delay line fed by the composite input signal for producing a composite output train of pulses comprising both the first train of pulses and the second train of pulses after a selected time delay provided by the

20 delay line. The delay-locked-loop is responsive to one of the first train of pulses and the second train of pulses in the composite output train of pulses for selecting the time delay of the variable delay line so as to produce the composite output train of pulses with a predetermined phase relationship to the input train of pulses.






FIG. 2  
PRIOR  
ART



F16.2



## DECLARATION FOR PATENT APPLICATION & POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe we are the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

### **DELAY-LOCKED-LOOK (DLL) HAVING SYMMETRICAL RISING AND FALLING CLOCK EDGE TYPE DELAYS**

the specification of which

X is attached hereto, and

\_\_\_\_\_ was filed on \_\_\_\_\_ as Application Serial No. \_\_\_\_\_

and was amended on \_\_\_\_\_ (if applicable)

Listing of named inventor(s): Albert M. CHU; John A. FIFIELD; Jason E. ROTELLA  
and Jean-Marc Dortu

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Codes, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

#### **PRIOR FOREIGN APPLICATION(S)**

Priority claimed

(Number)	(Country)	(Day/month/year filed)	Yes	No
(Number)	(Country)	(Day/month/year filed)	Yes	No
(Number)	(Country)	(Day/month/year filed)	Yes	No

I hereby claim the benefits under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, we acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application;

(Application Serial No.)	(Filing date)	(Status) (patented, pending, abandoned)
(Application Serial No.)	(Filing date)	(Status) (patented, pending, abandoned)

Adel A. Ahmed, Reg. No. 29,606; Stanton C. Braden, Reg. No. 32,556; Robert T. Canavan, Reg. No. 37,592; Dexter K. Chin, Reg. No. 38,842; Joseph S. Codispoti, Reg. No. 31,819; Aaron C. Deditch, Reg. No. 33,865; Lawrence C. Edelman, Reg. No. 29,299; Mark H. Jay, Reg. No. 27,507; David W. Laub, Reg. No. 38,708; Peter A. Luccarelli, Jr., Reg. No. 29,750; Jeffrey P. Morris, Reg. No. 25,307; Donald B. Paschburg, Reg. No. 33,753; Jeff Slusher, Reg. No. 34,729; Darryl A. Smith, Reg. No. 37,756; Heather S. Vance, Reg. No. 39,033; Russel C. Wells, Reg. No. 24,188; Robert R. Whitman, Reg. No. 36,966; Ira Lee Zebrak, Reg. No. 31,147

Siemens Corporation  
Intellectual Property Department  
186 Wood Avenue South  
Iselin, NJ 08830

Elsa Keller, Legal Administrator (732) 321-3026

I hereby declare that all statements made herein on my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

or first inventor Albert M. CHU

Alta Markee Ch

1/21/99

Citizenship USA

second inventor John A. FiFIELD

John Alpersen Field

9/21/99

207 1/21/99  
VERMONT

Citizenship USA

Post Office Address 197 Poker Hill Road, Underhill, Vermont 05489

Full name of  
third inventor Jason E. ROTELLA

Inventor's signature Jason Edward Rotella

Date 1/21/99

Residence Witherbee, New York

Citizenship USA

Post Office Address P.O. Box 192, Witherbee, New York 12998

Full name of  
fourth inventor Jean-Marc DORTU

Inventor's signature \_\_\_\_\_

Date \_\_\_\_\_

Residence \_\_\_\_\_

Citizenship \_\_\_\_\_

Post Office Address \_\_\_\_\_

668210 43762260